morgenall-logo

Analog modeling / 5 - 10 Years / Bangalore

Bangalore

Posted 18 Jan 2017 (187 days ago)


Job Description

Analog modeling using VHDL for IP blocks for an automotive chip should be well-versed in Mentor Graphics toolset (Questasim preferred) Verilog-A /Verilog-AMS good to have Should have modeling experience of at least 5 years

Key Skills


Industry

Semiconductors

Employment Type

Full Time

Job Function

Engineering


Experience Required

5 - 10 Years


No Of Positions


Salary Offered

INR 1200000 - 2600000


Interview Locations

Client Location - Bangalore(Interview Mode - Face 2 Face)


Also Matched Jobs


Sales Manager

Bangalore,India

Posted 21 Jul 2017(3 days ago)


Java Team Lead/Technical Lead

Bangalore,India

Posted 21 Jul 2017(3 days ago)


CAD Engineer (Perl Scripting)

Bangalore,India

Posted 21 Jul 2017(3 days ago)


Post Silicon Validation Engineer

Bangalore,India

Posted 20 Jul 2017(4 days ago)


Software Engineer (C andamp; C++)

Bangalore,India

Posted 19 Jul 2017(5 days ago)