morgenall-logo

ASIC Verification / 4 - 7 Years / Bangalore

Bangalore

Posted 08 Feb 2017 (380 days ago)


Job Description

• Strong Experience in UVM , SV and TCL • Familiarity with Cadence Simulators and Verdi Debug tools • Knowledge in Smart Amplifiers, Audio Domain, DSP is a plus • Gatesims , Low Power Simulations Experience is a plus • Minimum of 5+ year’s verification experience, higher experience is also very welcome • Available immediately ( less than 15 days)

Key Skills


Industry

Semiconductors

Employment Type

Full Time

Job Function

Engineering


Experience Required

4 - 7 Years


No Of Positions


Salary Offered

INR 1000000 - 1300000


Interview Locations

Client Location - Bangalore(Interview Mode - Telephonic)


Also Matched Jobs


Senior Engineer andamp;ndash; Civil (UK Projects)

Bangalore,India

Posted 21 Feb 2018(2 days ago)


Senior Inside Sales Representative

Bangalore,India

Posted 21 Feb 2018(2 days ago)


Process Reengineering

Bangalore,India

Posted 21 Feb 2018(2 days ago)


Java developer

Bangalore,India

Posted 21 Feb 2018(2 days ago)


Java FX

Bangalore,India

Posted 21 Feb 2018(2 days ago)