morgenall-logo

DV engineer (CIM subsystem) / 4 - 8 Years / Bangalore

Bangalore

Posted 24 Feb 2018 (298 days ago)


Job Description

The candidate will be involved in design and verification of these cutting edge next generation solutions. The candidate will own a sub-system or module in all aspects of verification and responsible for DV signoff and closure. Specifically, the candidate will be responsible for verification of networking products for the protocols like iWarp/RDMA, TCP/IP, iSCSI, L2/L3 Switching, routing, Access etc

The candidate will be involved in design and verification of these cutting edge next generation solutions. The candidate will own a sub-system or module in all aspects of verification and responsible for DV signoff and closure. A strong background in ASIC verification with a minimum verification experience of around 4-8 years.  Must have following skills:

a)      Experienced in using advanced verification methodology and concepts. Having extensive experience in developing advanced verification environments using VMM/OVM/UVM/SystemVerilog/Vera on both module level or chip level with the use of constrained random verification techniques

b)      Strong in scripting languages perl, csh, awk, sed etc.

c)      Must have an experience in networking product architectures at least one of the protocols like iSCSI/iWarp/RDMA, L2/L3 Switching, routing, TCP/IP etc.

d)      MUST have experience in verifying embedded processors like TenSilica/ARM/MIPS/ etc., Must have setup the unit level and system level simulation environment for that.

e)      Desirable to have co-simulation experience (with processor and ASIC)

f)       Desirable to have candidate with architecture verification experience.

g)      Desirable of have proficiency in assembly and oops based programming languages.

The successful candidate should have experience in going through several ASIC Design/Verification cycles from architecting and creating of ASIC test environment (communications/networking related preferred) to full completion of the verification work

 

Education: BE/MS with Electrical/Computer Engineering or Computer Science with Embedded Processor integration experience.


Company Description

It is a privately-held company headquartered in Sunnyvale, California with a design center located in Bangalore, India. It is a market and technology leader enabling the convergence of networking, storage and clustering traffic over high speed Ethernet. With the proliferation of massive data centers, equipment density and power consumption are more critical than ever. At the same time cloud computing and server virtualization are driving the need for more uniform designs than the traditional data-center architectures can offer. With its proven Terminator ASIC technology designed in more than 200 OEM platforms and the successful deployment of more than 400,000 ports, it has enabled unified wire solutions for LAN, SAN and cluster traffic. With its unique ability to fully offload TCP, iSCSI and iWARP protocols on a single chip, adapter cards unburden communications responsibilities and processing overhead from servers and storage systems, resulting in a dramatic

Key Skills

iWarp/RDMA, TCP/IP, iSCSI, L2/L3 , VMM/OVM/UVM/SystemVerilog/Vera


Industry

Information Technology And Services

Employment Type

Not Mentioned

Job Function

Not Mentioned


Experience Required

4 - 8 Years


No Of Positions


Salary Offered

INR 1500000 - 2500000


Interview Locations

Client Location - Not Mentioned(Interview Mode - Face 2 Face)


Also Matched Jobs


Service Desk Engineer

Not Mentioned,India

Posted 04 Jun 2018(198 days ago)


Application Analyst

Not Mentioned,India

Posted 26 Apr 2018(237 days ago)


DV Engineer/HW (Transport Processor)

Bangalore,India

Posted 24 Feb 2018(298 days ago)


DV Engineer/HW (MC, HMA, MA)

Bangalore,India

Posted 24 Feb 2018(298 days ago)


Sr DV Engineer/HW (MAC expertise)

Bangalore,India

Posted 24 Feb 2018(298 days ago)