morgenall-logo

Physical Design / 3 - 5 Years / Bangalore

Bangalore

Posted 19 May 2017 (153 days ago)


Job Description

Candidate must have Strong back ground of ASIC Physical Design: Floor planning, P&R, Extraction, IR Drop Analysis, Static Timing and Signal Integrity. Have some experience on advance Technology: 28nm, 40nm, 45nm, 65nm Hands on experience in cadence or Synopsys tool (Encounter, ICC, PT/PTSI, TEMPUS, DC, RC, VOLTAS).

Key Skills

ASIC, P and R, Extraction, IR Drop Analysis, ICC, PT, TEMPUS, DC, RC, VOLTAS


Industry

Information Technology And Services

Employment Type

Full Time

Job Function

Information Technology


Experience Required

3 - 5 Years


No Of Positions


Salary Offered

INR 500000 - 800000


Interview Locations

Client Location - Not Mentioned(Interview Mode - Face 2 Face)


Also Matched Jobs


Project Manager / Lead- SOC verification

Bangalore,India

Posted 22 Sep 2017(27 days ago)


Verification Engineer

Hyderabad,India

Posted 25 Jul 2017(86 days ago)


Post Silicon Validation Engineer

Bangalore,India

Posted 20 Jul 2017(91 days ago)


DFT engineer - ATPG /DFT verification

Hyderabad,India

Posted 14 Jul 2017(97 days ago)


DFT Verification Engineer

Bangalore,India

Posted 03 Jul 2017(108 days ago)