morgenall-logo

RTL Integration / 3 - 10 Years / Bangalore

Bangalore

Posted 20 May 2017 (545 days ago)


Job Description

Verilog/VHDL RTL/Conformal Verification(LEC) Synthesis (DC) Spyglass (lint, DFT, PM, CLK/RST) SoC integration flows (integrating multiple IPs and associated, Understanding of Power Management (voltage domain, power domains, clock domains) OCP and AXI protocols ARM understanding Misc.: Debussy, simulators (mti/ncsim), Perl.

Key Skills

Verilog, LEC, DC, lint, DFT, PM, CLK, SOC, OCP, AXI, ARM, Debussy, Simulators, Perl


Industry

Information Technology And Services

Employment Type

Full Time

Job Function

Information Technology


Experience Required

3 - 10 Years


No Of Positions


Salary Offered

INR 500000 - 1200000


Interview Locations

Client Location - Not Mentioned(Interview Mode - Face 2 Face)


Also Matched Jobs


Firmware and hardware Engineer

Not Mentioned,India

Posted 13 Jun 2018(156 days ago)


Service Desk Engineer

Not Mentioned,India

Posted 04 Jun 2018(165 days ago)


SAP ABAP Fioro

Not Mentioned,India

Posted 04 Jun 2018(165 days ago)


UI5+ Hybrid Technologies

Not Mentioned,India

Posted 04 Jun 2018(165 days ago)


Devops Engineer

Not Mentioned,India

Posted 26 Apr 2018(204 days ago)