morgenall-logo

RTL Integration / 3 - 10 Years / Bangalore

Bangalore

Posted 19 May 2017 (280 days ago)


Job Description

Verilog/VHDL RTL/Conformal Verification(LEC) Synthesis (DC) Spyglass (lint, DFT, PM, CLK/RST) SoC integration flows (integrating multiple IPs and associated, Understanding of Power Management (voltage domain, power domains, clock domains) OCP and AXI protocols ARM understanding Misc.: Debussy, simulators (mti/ncsim), Perl.

Key Skills

Verilog, LEC, DC, lint, DFT, PM, CLK, SOC, OCP, AXI, ARM, Debussy, Simulators, Perl


Industry

Information Technology And Services

Employment Type

Full Time

Job Function

Information Technology


Experience Required

3 - 10 Years


No Of Positions


Salary Offered

INR 500000 - 1200000


Interview Locations

Client Location - Not Mentioned(Interview Mode - Face 2 Face)


Also Matched Jobs


IT Project Manager

Bangalore,India

Posted 01 Feb 2018(22 days ago)


SAP

Gurgaon,India

Posted 31 Jan 2018(23 days ago)


Inside Sales For US Market

Bangalore,India

Posted 04 Jan 2018(50 days ago)


UI Architect/front end - digital media domain

Bangalore,India

Posted 09 Nov 2017(106 days ago)


Senior BRM Specialist /Technical Lead Developer

Bangalore,India

Posted 02 Nov 2017(113 days ago)