morgenall-logo

RTL Integration / 3 - 10 Years / Bangalore

Bangalore

Posted 19 May 2017 (66 days ago)


Job Description

Verilog/VHDL RTL/Conformal Verification(LEC) Synthesis (DC) Spyglass (lint, DFT, PM, CLK/RST) SoC integration flows (integrating multiple IPs and associated, Understanding of Power Management (voltage domain, power domains, clock domains) OCP and AXI protocols ARM understanding Misc.: Debussy, simulators (mti/ncsim), Perl.

Key Skills

Verilog, LEC, DC, lint, DFT, PM, CLK, SOC, OCP, AXI, ARM, Debussy, Simulators, Perl


Industry

Information Technology And Services

Employment Type

Full Time

Job Function

Information Technology


Experience Required

3 - 10 Years


No Of Positions


Salary Offered

INR 500000 - 1200000


Interview Locations

Client Location - Not Mentioned(Interview Mode - Face 2 Face)


Also Matched Jobs


CAD Engineer (Perl Scripting)

Bangalore,India

Posted 21 Jul 2017(3 days ago)


DFT engineer - ATPG /DFT verification

Hyderabad,India

Posted 14 Jul 2017(10 days ago)


Senior Verification Engineer

Bangalore,India

Posted 14 Jul 2017(10 days ago)


DFT Verification Engineer

Bangalore,India

Posted 03 Jul 2017(21 days ago)


DFT Engineer

Hyderabad,Bangalore,India

Posted 30 Jun 2017(24 days ago)