morgenall-logo

RTL Integration / 3 - 10 Years / Bangalore

Bangalore

Posted 19 May 2017 (207 days ago)


Job Description

Verilog/VHDL RTL/Conformal Verification(LEC) Synthesis (DC) Spyglass (lint, DFT, PM, CLK/RST) SoC integration flows (integrating multiple IPs and associated, Understanding of Power Management (voltage domain, power domains, clock domains) OCP and AXI protocols ARM understanding Misc.: Debussy, simulators (mti/ncsim), Perl.

Key Skills

Verilog, LEC, DC, lint, DFT, PM, CLK, SOC, OCP, AXI, ARM, Debussy, Simulators, Perl


Industry

Information Technology And Services

Employment Type

Full Time

Job Function

Information Technology


Experience Required

3 - 10 Years


No Of Positions


Salary Offered

INR 500000 - 1200000


Interview Locations

Client Location - Not Mentioned(Interview Mode - Face 2 Face)


Also Matched Jobs


UI Architect/front end - digital media domain

Bangalore,India

Posted 09 Nov 2017(33 days ago)


Senior BRM Specialist /Technical Lead Developer

Bangalore,India

Posted 02 Nov 2017(40 days ago)


Analyst II, Information Security

Bangalore,India

Posted 05 Oct 2017(68 days ago)


Software Validation

Bangalore,India

Posted 19 Sep 2017(84 days ago)


Software Architect Automotive

Bangalore,India

Posted 19 Sep 2017(84 days ago)