morgenall-logo

Verification Engineer / 2 - 4 Years / Hyderabad,Bangalore

Hyderabad,Bangalore

Posted 31 May 2017 (480 days ago)


Job Description

Verification Engineers with expertise in IP/SOC and hands-on experience in SV, UVM. Solid expertise in Verilog, SystemVerilog. Verification Methodologies UVM (preferred), OVM, VMM. Knowledge of scripting (Perl, C-shell), SVA will be a plus. Experience in leading verification closure of complex IP/SOC for at least one project. Good debugging and problem solving skills. Good communication skills and ability and desire to work as a team player.

Key Skills

IP, SV, UVM,SOC verification


Industry

Semiconductors

Employment Type

Full Time

Job Function

Engineering


Experience Required

2 - 4 Years


No Of Positions


Salary Offered

INR 400000 - 1000000


Interview Locations

Client Location - Not Mentioned(Interview Mode - Face 2 Face)


Also Matched Jobs


dev

Not Mentioned,India

Posted 27 Jun 2018(88 days ago)


ATG Developer

Not Mentioned,India

Posted 27 Jun 2018(88 days ago)


Firmware and hardware Engineer

Not Mentioned,India

Posted 13 Jun 2018(102 days ago)


Service Desk Engineer

Not Mentioned,India

Posted 04 Jun 2018(111 days ago)


PostgresSQL developer

Not Mentioned,India

Posted 09 May 2018(137 days ago)