morgenall-logo

Verification Engineer / 2 - 4 Years / Hyderabad,Bangalore

Hyderabad,Bangalore

Posted 31 May 2017 (199 days ago)


Job Description

Verification Engineers with expertise in IP/SOC and hands-on experience in SV, UVM. Solid expertise in Verilog, SystemVerilog. Verification Methodologies UVM (preferred), OVM, VMM. Knowledge of scripting (Perl, C-shell), SVA will be a plus. Experience in leading verification closure of complex IP/SOC for at least one project. Good debugging and problem solving skills. Good communication skills and ability and desire to work as a team player.

Key Skills

IP, SV, UVM,SOC verification


Industry

Semiconductors

Employment Type

Full Time

Job Function

Engineering


Experience Required

2 - 4 Years


No Of Positions


Salary Offered

INR 400000 - 1000000


Interview Locations

Client Location - Not Mentioned(Interview Mode - Face 2 Face)


Also Matched Jobs


Application Analyst

Bangalore,India

Posted 06 Dec 2017(10 days ago)


Team Leader andamp;ndash; System Administration

Bangalore,India

Posted 05 Dec 2017(11 days ago)


RELATIONSHIP MANAGER EQUITY ADVISOR

Bangalore,India

Posted 29 Nov 2017(17 days ago)


DevOps

Bangalore,India

Posted 16 Nov 2017(30 days ago)


iOS Developer

Bangalore,India

Posted 14 Nov 2017(32 days ago)