morgenall-logo

Verification Engineer / 2 - 4 Years / Hyderabad,Bangalore

Hyderabad,Bangalore

Posted 31 May 2017 (54 days ago)


Job Description

Verification Engineers with expertise in IP/SOC and hands-on experience in SV, UVM. Solid expertise in Verilog, SystemVerilog. Verification Methodologies UVM (preferred), OVM, VMM. Knowledge of scripting (Perl, C-shell), SVA will be a plus. Experience in leading verification closure of complex IP/SOC for at least one project. Good debugging and problem solving skills. Good communication skills and ability and desire to work as a team player.

Key Skills

IP, SV, UVM,SOC verification


Industry

Semiconductors

Employment Type

Full Time

Job Function

Engineering


Experience Required

2 - 4 Years


No Of Positions


Salary Offered

INR 400000 - 1000000


Interview Locations

Client Location - Not Mentioned(Interview Mode - Face 2 Face)


Also Matched Jobs


Senior Verification Engineer

Bangalore,India

Posted 14 Jul 2017(10 days ago)


Validation Engineers

Bangalore,India

Posted 12 Jul 2017(12 days ago)


Verification Engineers - ARM Subsystems

Bangalore,India

Posted 27 Jun 2017(27 days ago)


Physical Design Engineer

Hyderabad,Bangalore,India

Posted 27 Jun 2017(27 days ago)


Verification Engineer

Bangalore,India

Posted 22 Jun 2017(32 days ago)