morgenall-logo

Verification Engineer / 2 - 4 Years / Hyderabad,Bangalore

Hyderabad,Bangalore

Posted 31 May 2017 (357 days ago)


Job Description

Verification Engineers with expertise in IP/SOC and hands-on experience in SV, UVM. Solid expertise in Verilog, SystemVerilog. Verification Methodologies UVM (preferred), OVM, VMM. Knowledge of scripting (Perl, C-shell), SVA will be a plus. Experience in leading verification closure of complex IP/SOC for at least one project. Good debugging and problem solving skills. Good communication skills and ability and desire to work as a team player.

Key Skills

IP, SV, UVM,SOC verification


Industry

Semiconductors

Employment Type

Full Time

Job Function

Engineering


Experience Required

2 - 4 Years


No Of Positions


Salary Offered

INR 400000 - 1000000


Interview Locations

Client Location - Not Mentioned(Interview Mode - Face 2 Face)


Also Matched Jobs


PostgresSQL developer

Not Mentioned,India

Posted 09 May 2018(14 days ago)


Devops Engineer

Not Mentioned,India

Posted 26 Apr 2018(27 days ago)


MSTR

Not Mentioned,India

Posted 26 Apr 2018(27 days ago)


Application Analyst

Not Mentioned,India

Posted 26 Apr 2018(27 days ago)


.net production support

Not Mentioned,India

Posted 24 Apr 2018(29 days ago)