morgenall-logo

Verification Engineers / 3 - 6 Years / Bangalore

Bangalore

Posted 10 Jan 2017 (410 days ago)


Job Description

• Total experience 3-6 years • Atleast two year experience in OVM/UVM Methodologies. • Experience with any of the bus protocols like AHB, AXI, OCP etc. • Should have hands-on experience in Functional coverage implementation and analysis. • Should have exposure to atleast one IP level verification project. • Basics of perl scripting • Language – System Verilog

Key Skills


Industry

Semiconductors

Employment Type

Full Time

Job Function

Engineering


Experience Required

3 - 6 Years


No Of Positions


Salary Offered

INR 800000 - 1000000


Interview Locations

Client Location - Bangalore(Interview Mode - Telephonic)


Also Matched Jobs


DV Engineer/HW (Transport Processor)

Bangalore,India

Posted 23 Feb 2018(1 day ago)


DV Engineer/HW (MC, HMA, MA)

Bangalore,India

Posted 23 Feb 2018(1 day ago)


DV engineer (CIM subsystem)

Bangalore,India

Posted 23 Feb 2018(1 day ago)


Sr DV Engineer/HW (MAC expertise)

Bangalore,India

Posted 23 Feb 2018(1 day ago)


Manager andamp;amp;ndash; Domestic Sales

Bangalore,India

Posted 23 Feb 2018(1 day ago)